"Express Mail" label number: EV 318 174 892 US

Date of Deposit: January 28, 2004

PATENT Case No. DP-309515 (7500/254)

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE APPLICATION FOR UNITED STATES LETTERS PATENT

**INVENTOR:** 

ROBERT J. DISSER

JILL N. KANTOR

TITLE:

**VOLTAGE REGULATED TRANSISTOR DRIVER** 

ATTORNEYS:

MICHAEL D. SMITH

DELPHI LEGAL STAFF – IP DELPHI TECHNOLOGIES INC. MAIL CODE: 480-410-202

P.O. BOX 5052

TROY, MICHIGAN 48007

(248) 813-1250

DP-309515

## **VOLTAGE REGULATED TRANSISTOR DRIVER**

5

10

15

20

25

## TECNICAL FIELD OF THE INVENTION

The present invention generally relates to transistor drive voltages for driving one or more transistors. The present invention specifically relates a voltage regulation of the transistor drive voltage

## BACKGROUND OF THE INVENTION

FIG. 1 illustrates a known implementation of a transistor driver in the form of a conventional voltage doubler 30. In this implementation, a voltage source 20 electrically communicates a source voltage V<sub>S</sub> to voltage doubler 30, which in turn electrically communicates an unregulated drive voltage V<sub>UD</sub> to a transistor array of various well known types of transistors as illustrated in FIG. 1. Under all operating conditions, voltage doubler 30 doubles the source voltage V<sub>S</sub> to thereby generate the unregulated drive voltage V<sub>UD</sub>. Thus, one drawback to the use of voltage doubler 30 as a transistor driver is the potential to generate unregulated driver voltage V<sub>UD</sub> with a magnitude exceeding a safe operating level for the transistors (e.g., unregulated driver voltage V<sub>UD</sub> having a magnitude of 32.0 volts when source voltage V<sub>S</sub> has a magnitude of 16.0 volts). As such, to avoid any damage to the transistors, the source voltage V<sub>S</sub> can be kept at low voltage levels. However, these low voltage levels may not be suitable for the operating environment of voltage source 20 (e.g., an employment of voltage source 20 within an automobile).

#### SUMMARY OF THE INVENTION

The present invention improves upon the prior art by providing a voltage regulated transistor driver as an improvement of unregulated transistor drivers.

One form of the present invention voltage regulated transistor driver employed with a system further employing a voltage source and one or more transistors. The voltage regulated transistor driver employs a variable voltage multiplier and a voltage driver controller. The variable voltage multiplier generates a regulated driver voltage for driving the transistor(s). In a voltage multiplier mode, the regulated driver voltage is greater than a source voltage electrically communicated to the voltage regulated transistor driver by the voltage source. In a voltage follower mode, the regulated driver voltage approaches the source voltage to thereby equal or approximate the source voltage. The voltage driver controller generates a driver control voltage indicative of a selection of one of the voltage multiplier mode and the voltage follower mode. The voltage driver controller electrically communicates the driver control voltage to the variable voltage multiplier to thereby set the voltage driver into one of the voltage multiplier mode and the voltage follower mode.

A second form of the present invention is a method of operating a transistor driver for regulating a driver voltage. The method involves a reception of an electrical communication of a source voltage from a voltage source, and an electrical communication of a regulated driver voltage to one or more transistors. In a voltage multiplier mode, the regulated driver voltage is greater than the source voltage. In a voltage follower mode, the regulated driver voltage approaches the source voltage to thereby equal or approximate the source voltage.

25

20

5

10

15

The terms "electrical communication" and "electrically communicates" as used herein encompass an electrical connection, an electrical coupling or any other technique for electrically interfacing devices (e.g., the multi-mode voltage driver and the voltage driver controller).

The foregoing forms, and other forms, features and advantages of the present invention will become further apparent from the following detailed description of the presently preferred embodiments, read in conjunction with the accompanying drawings. The detailed description and drawings are merely illustrative of the present invention rather than limiting, the scope of the present invention being defined by the appended claims and equivalents thereof.

## BRIEF DESCRIPTION OF THE DRAWINGS

5

10

15

The present invention will now be described, by way of example, with reference to the accompanying drawings, in which:

- FIG. 1 illustrates one embodiment of an operating environment for an unregulated transistor driver as known in the art;
- FIG. 2 illustrates one embodiment of an operating environment for a voltage regulated transistor driver in accordance with the present invention;
- FIG. 3 illustrates one embodiment of the voltage regulated transistor driver illustrated in FIG. 2;
  - FIG. 4 illustrates a flowchart representative of a first embodiment of a transistor driver voltage regulation method in accordance with the present invention;
- FIG. 5 illustrates a first embodiment in accordance with the present invention of the voltage regulated transistor driver illustrated in FIG. 3;
  - FIG. 6 illustrates a flowchart representative of one embodiment in accordance with the present invention of the transistor driver voltage regulation method illustrated in FIG. 4;

FIG. 7 illustrates a first exemplary fixed voltage multiplier mode during an implementation of the transistor driver voltage regulation method illustrated in FIG. 6 by the voltage regulated transistor driver illustrated in FIG. 5;

FIG. 8 illustrates a second exemplary varying voltage multiplier mode during an implementation of the transistor driver voltage regulation method illustrated in FIG. 6 by the voltage regulated transistor driver illustrated in FIG. 5;

5

10

15

25

FIG. 9 illustrates an exemplary voltage follower mode during an implementation of the transistor driver voltage regulation method illustrated in FIG. 6 by the voltage regulated transistor driver illustrated in FIG. 5;

FIG. 10 illustrates one embodiment in accordance with the present invention of the voltage regulated transistor driver illustrated in FIG. 5;

FIG. 11 illustrates a flowchart representative of a second embodiment of a transistor driver voltage regulation method in accordance with the present invention;

FIG. 12 illustrates a second embodiment in accordance with the present invention of the voltage regulated transistor driver illustrated in FIG. 3;

FIG. 13 illustrates a flowchart representative of one embodiment in accordance with the present invention of the transistor driver voltage regulation method illustrated in FIG. 11;

FIG. 14 illustrates an exemplary voltage multiplier mode during an implementation of the transistor driver voltage regulation method illustrated in FIG. 13 by the voltage regulated transistor driver illustrated in FIG. 12;

FIG. 15 illustrates an exemplary switching between a voltage multiplier mode and a voltage follower mode during an implementation of the transistor driver voltage regulation method illustrated in FIG. 13 by the voltage regulated transistor driver illustrated in FIG. 12;

FIG. 16 illustrates an exemplary voltage follower mode of the transistor driver voltage regulation method illustrated in FIG. 13 by the voltage regulated transistor driver illustrated in FIG. 12; and

FIG. 17 illustrates one embodiment in accordance with the present invention of the transistor driver illustrated in FIG. 12.

## DETAILED DESCRIPTION OF THE

5

## PRESENTLY PREFERRED EMBODIMENTS

10 FIG. 2 illustrates an exemplary implementation of a voltage regulated transistor driver 40 of the present invention for purposes of understanding the inventive principles of the present invention. In this exemplary implementation, voltage source 20 electrically communicates a source voltage V<sub>S</sub> to transistor driver 40, which in turn electrically communicates a regulated driver voltage V<sub>RD</sub> to a transistor array of various well known types of transistors as illustrated in FIG. 2. Transistor driver 40 serves to generate the regulated driver voltage V<sub>RD</sub> in a manner that safely drives each transistor. To this end, transistor driver 40 is selectively operated between a voltage multiplier mode and a voltage follower mode.

In the voltage multiplier mode, regulated driver voltage V<sub>RD</sub> is greater than source voltage V<sub>S</sub> by a factor X that is any number greater than 1. In practice, factor X may be fixed or factor X may be variable.

In the voltage follower mode, regulated driver voltage  $V_{RD}$  approaches source voltage  $V_{S}$  to thereby equal or approximate source voltage  $V_{S}$ .

In one exemplary embodiment, transistor driver 40 is operated in the voltage multiplier mode as a voltage multiplier having a gain, fixed or varying, that is greater than 1, and in the voltage follower mode as a voltage multiplier having a gain equal to or approximating 1. In another exemplary embodiment, transistor driver 40 is operated in the voltage multiplier mode as a voltage multiplier having a gain, fixed or varying, that is greater than 1, and in the voltage follower mode as a disabled voltage multiplier that equals the source voltage V<sub>S</sub> minus any voltage looses due to the structural configuration of the voltage multiplier.

5

10

15

20

25

Furthermore, a selection of when to operate transistor driver 40 in the voltage multiplier mode or in the voltage follower mode can be dependent upon a magnitude of source voltage V<sub>S</sub> and/or a magnitude of regulated driver voltage V<sub>RD</sub>. In one exemplary embodiment, transistor driver 40 is selectively operated in the voltage multiplier mode or in the voltage follower mode in dependence upon the magnitude of source voltage V<sub>S</sub> relative to a voltage threshold that defines a boundary between the voltage multiplier mode and the voltage follower mode. In another exemplary embodiment, transistor driver 40 is selectively operated in the voltage multiplier mode or in the voltage follower mode in dependence upon the magnitude of regulated driver voltage V<sub>RD</sub> relative to a voltage threshold that defines a boundary between the voltage multiplier mode and the voltage follower mode. In yet another exemplary embodiment, transistor driver 40 is selectively operated in the voltage multiplier mode or in the voltage follower mode in dependence upon the magnitude of regulated drive voltage V<sub>RD</sub> relative to one voltage threshold and the magnitude of source voltage V<sub>S</sub> relative to another voltage threshold, where both thresholds define the boundary between the voltage multiplier mode and the voltage follower mode.

From the aforementioned boundaries, those having ordinary skill will appreciate additional embodiments for establishing the boundary between the voltage multiplier mode and the voltage follower mode. In any case, the boundary can be implemented as a crossover boundary or a hysteresis boundary.

5

10

15

20

In practice, the structural configuration of transistor driver 40 can employ one or more components for implementing the inventive principles of the present invention. For multiple component configurations, the components can be assembled as a common unit or distributed throughout a working environment of transistor driver 40. The component(s) of transistor driver 40 may employ digital circuitry, analog circuitry, or both (e.g. an application specific integrated circuit). Also, the component(s) of transistor driver 40 may be programmable hardware, a dedicated state machine, or a hybrid combination of programmable and dedicated hardware. Furthermore, to facilitate the implementations of the principals of the present invention, the structural configuration of transistor driver 40 can further employ any control clocks, interfaces, signal conditioners, filters, Analog-to-Digital (A/D) converters, Digital-to-Analog (D/A) converters, communication ports, or other types of operators as would occur to those having ordinary skill in the art.

Transistor driver 40 is shown in FIG. 2 as driving the various well-known transistors for purposes of facilitating the preceding description of the inventive principles of the present invention. From this description, those having ordinary skill in the art will appreciate the applicability of the inventive principles of the present invention in driving one or more transistors of any type and in any configuration.

FIG. 3 illustrates a voltage regulated transistor driver 41 as one embodiment of voltage regulated transistor driver 40 (FIG. 2). Transistor driver 41 employs a voltage multiplier controller 50 and a variable voltage multiplier 60. Controller 50 receives an electrical communication of source voltage V<sub>S</sub> at an input IN1, and an electrical communication of regulated driver voltage V<sub>RD</sub> at an input IN2 from an output OUT2 of voltage multiplier 60. At an output OUT1, controller 50 generates a multiplier control voltage V<sub>MC</sub> for setting voltage multiplier 60 into either the voltage multiplier mode or the voltage follower mode. Controller 50 establishes the boundary between the voltage multiplier mode and the voltage follower mode in dependence upon a magnitude of source voltage V<sub>S</sub> and/or a magnitude of regulated drive voltage V<sub>RD</sub>. Controller 50 electrically communicates multiplier control voltage V<sub>MC</sub> to an input IN4 of voltage multiplier 60, which also receives an electrical communication of source voltage V<sub>S</sub> at an input IN3.

5

10

15

20

25

In the voltage multiplier mode, voltage multiplier 60 generates regulated driver voltage  $V_{RD}$  as a product of source voltage  $V_{S}$  and a factor X that is a function of a frequency and a duty cycle of the multiplier control voltage  $V_{MC}$ , where X is any number greater than 1.

In one embodiment of the voltage follower mode, voltage multiplier 60 generates regulated driver voltage  $V_{RD}$  as a product of source voltage  $V_{S}$  and a factor X that is a function of a zero approach of the frequency and/or the duty cycle of the multiplier control voltage  $V_{MC}$ .

In another embodiment of the voltage follower mode, voltage multiplier 60 generates regulated driver voltage  $V_{RD}$  as a voltage source  $V_{S}$  minus any voltage losses due to the structural configuration of voltage multiplier 60.

The following TABLE 1 illustrates an exemplary operation of transistor driver 41 based on a high voltage threshold  $V_{HVT}$  that defines a hysteresis boundary between the voltage multiplier mode and the voltage follower mode, and a low voltage threshold  $V_{LVT}$  that defines a hysteresis boundary between a fixed version of the voltage multiplier mode and a varying version of the voltage multiplier mode:

5

TABLE 1

	Voltage Multiplier Mode		Voltage
	Fixed Version	Varying Version	Follower Mode
	$V_S < V_{HVT}$	$V_S < V_{HVT}$	
Hysteresis Boundary	and	and	$V_S > V_{HVT}$
	$V_{RD} < V_{LVT}$	$V_{RD} > V_{LVT}$	
Regulated Drive Voltage V <sub>RD</sub>	V (V1)V-	$V_{RD} = (X2)V_{S}$	
	$V_{RD} = (X1)V_{S}$ $X1 \text{ (Fixed)} > 1$	$X2 = f(V_{RD})$	$V_{RD} \rightarrow V_S$
		X2 < X1	

FIG. 4 illustrates a flowchart 70 representative of a method of operating transistor driver 41 in accordance with TABLE 1. During a stage S72, controller 50 (FIG. 3) ascertains whether source voltage V<sub>S</sub> is greater than high voltage threshold V<sub>HVT</sub>. If so, then controller 50 proceeds to a stage S74 to set voltage multiplier 60 (FIG. 3) to the voltage follower mode via multiplier control voltage V<sub>MC</sub>, and thereafter returns to stage S72.

Otherwise, controller 50 proceeds to a stage S76 to ascertain whether regulated drive voltage  $V_{RD}$  is less than low voltage threshold  $V_{LVT}$ . If so, then controller 50 proceeds to a stage S78 to set voltage multiplier 60 to the fixed version of the voltage multiplier mode via multiplier control voltage  $V_{MC}$ , and thereafter returns to stage S72. Otherwise, controller 50 proceeds to a stage S80 to set voltage multiplier 60 to the varying version of the voltage multiplier mode via multiplier control voltage  $V_{MC}$ , and thereafter returns to stage S72.

5

10

15

20

25

In practice of flowchart 70, the structural configurations of controller 50 and voltage multiplier 60 can employ one or more components for implementing the inventive principles of the present invention. For multiple component configurations, the components can be assembled as a common unit or distributed throughout a working environment of controller 50 and voltage multiplier 60. The component(s) of controller 50 and voltage multiplier 60 may employ digital circuitry, analog circuitry, or both (e.g. an application specific integrated circuit). Also, the component(s) of controller 50 and voltage multiplier 60 may be programmable hardware, a dedicated state machine, or a hybrid combination of programmable and dedicated hardware. Furthermore, to facilitate the implementations of the principals of the present invention, the structural configuration of controller 50 and voltage multiplier 60 can further employ any control clocks, interfaces, signal conditioners, filters, Analog-to-Digital (A/D) converters, Digital-to-Analog (D/A) converters, communication ports, or other types of operators as would occur to those having ordinary skill in the art.

Moreover, controller 50 can be structured to generate a plurality of multiplier control voltages  $V_{MC}$  whereby multiplier 60 is structured to input each multiplier control voltage  $V_{MC}$  to thereby output one or more regulated driver voltage  $V_{RD}$ .

FIG. 5 illustrates a voltage regulated transistor driver 42 as one embodiment of transistor driver 41 (FIG. 3). Transistor driver 42 employs a voltage oscillator 51 and an oscillation controller 52, both of which constitute an embodiment of voltage multiplier controller 50 (FIG. 3). Transistor driver 42 further employs a variable voltage multiplier 61 as one embodiment of variable voltage multiplier 60 (FIG. 3).

5

10

15

20

Controller 52 receives an electrical communication of source voltage  $V_S$  at an input IN7, and an electrical communication of regulated driver voltage  $V_{RD}$  at an input IN8 from an output OUT5 of voltage multiplier 61. At an output OUT4, controller 52 generates an oscillation control voltage  $V_{OC}$  for controlling a frequency and a duty cycle of a multiplier control voltage  $V_{MC}$  as generated by voltage oscillator 51. Controller 52 electrically communicates oscillation control voltage  $V_{OC}$  to an input IN6 of voltage oscillator 51, which also receives an electrical communication of source voltage  $V_S$  at an input IN5. At an output OUT3, voltage oscillator 51 generates multiplier control voltage  $V_{MC}$  for controlling a gain of voltage multiplier 61. Voltage oscillator 51 electrically communicates multiplier control voltage  $V_{MC}$  to an input IN10 of voltage multiplier 61, which also receives an electrical communication of source voltage  $V_S$  at an input IN9.

FIG. 6 illustrates a flowchart 90 representative of a method of operating transistor driver 42 in accordance with TABLE 1 as previously described herein. During a stage S92, controller 52 (FIG. 5) ascertains whether source voltage V<sub>S</sub> is greater than high voltage threshold V<sub>HVT</sub>. If so, then controller 52 proceeds to a stage S94 to zero approach a frequency and/or a duty cycle of multiplier control voltage V<sub>MC</sub> via oscillation control signal V<sub>OC</sub>, and thereafter returns to stage S92.

Otherwise, controller 52 proceeds to a stage S96 to ascertain whether regulated drive voltage  $V_{RD}$  is less than low voltage threshold  $V_{LVT}$ . If so, then controller 52 proceeds to a stage S98 to fix the frequency and the duty cycle of multiplier control voltage  $V_{MC}$  via oscillation control signal  $V_{OC}$ , and thereafter returns to stage S92. Otherwise, controller 52 proceeds to a stage S100 to vary the frequency and/or the duty cycle of multiplier control voltage  $V_{MC}$  via oscillation control signal  $V_{OC}$ , and thereafter returns to stage S92. In one embodiment, the frequency if varied and the duty cycle if varied are a function of the magnitude of the regulated drive voltage  $V_{RD}$  whereby the frequency and/or the duty cycle are varied to decrease the gain of voltage multiplier 60 as the source voltage  $V_{S}$  approaches high voltage threshold  $V_{HVT}$ , and whereby the frequency and/or the duty cycle are varied to increase the gain of voltage multiplier 60 as the regulated driver voltage  $V_{RD}$  approaches low voltage threshold  $V_{LVT}$ .

5

10

15

20

An exemplary implementation of flowchart 90 by transistor driver 42 involving a sequential increase in source voltage  $V_S$  will now be described herein. In this exemplary implementation, low voltage threshold  $V_{LVT}$  equals 14.0 volts and high voltage threshold  $V_{HVT}$  equals 15.0 volts.

FIG. 7 illustrates source voltage  $V_S$  equaling 7.0 volts, and regulated drive voltage  $V_{RD}$  equaling 13.75 volts (i.e., the gain of voltage multiplier 61 is approximately 2.0). In accordance with stage S98 (FIG. 6), the frequency and the duty cycle for multiplier control voltage  $V_{MC}$  are fixed in view of source voltage  $V_S$  being less than 15.0 volts and regulated drive voltage  $V_{RD}$  being less than 14.0 volts.

FIG. 8 illustrates source voltage V<sub>S</sub> equaling 9.5 volts, and regulated drive voltage V<sub>RD</sub> equaling 14.5 volts (i.e., the gain of voltage multiplier 61 is approximately 1.5). In accordance with stage S100 (FIG. 6), the frequency of multiplier control voltage V<sub>MC</sub> has been decreased and the duty cycle of multiplier control voltage V<sub>MC</sub> has been decreased in view of source voltage V<sub>S</sub> being less than 15.0 volts and regulated drive voltage V<sub>RD</sub> being greater than 14.0 volts. Those having ordinary skill in the art will appreciate that the decrease in the frequency and the decrease of the duty cycle of multiplier control voltage V<sub>MC</sub> has decreased the gain of voltage multiplier 61 to thereby initiate a regulation of regulated drive voltage V<sub>RD</sub> relative to high voltage threshold V<sub>HVT</sub>.

FIG. 9 illustrates source voltage V<sub>S</sub> equaling 15.5 volts, and regulated drive voltage V<sub>RD</sub> equaling 15.35 volts (i.e., the gain of voltage multiplier 61 is approximately 1.0). In accordance with stage S92, the frequency of multiplier control voltage V<sub>MC</sub> and the duty cycle of multiplier control voltage V<sub>MC</sub> have been zero approached in view of source voltage V<sub>S</sub> being greater than 15.0 volts. Those having ordinary skill in the art will appreciate that the zero approach of the frequency and the duty cycle of multiplier control voltage V<sub>MC</sub> has decreased the gain of voltage multiplier 61 approximately 1 to thereby complete a regulation of regulated drive voltage V<sub>RD</sub> relative to high voltage threshold V<sub>HVT</sub>.

In practice, the structural configurations of voltage oscillator 51, controller 52 and voltage multiplier 61 can employ one or more components for implementing the inventive principles of the present invention. For multiple component configurations, the components can be assembled as a common unit or distributed throughout a working environment of voltage oscillator 51, controller 52 and voltage multiplier 61. The component(s) of voltage oscillator 51, controller 52 and voltage multiplier 61 may employ digital circuitry, analog circuitry, or both (e.g. an application specific integrated circuit). Also, the component(s) of voltage oscillator 51, controller 52 and voltage multiplier 61 may be programmable hardware, a dedicated state machine, or a hybrid combination of programmable and dedicated hardware. Furthermore, to facilitate the

30

25

5

10

15

20

implementations of the principals of the present invention, the structural configuration of voltage oscillator 51, controller 52 and voltage multiplier 61 can further employ any control clocks, interfaces, signal conditioners, filters, Analog-to-Digital (A/D) converters, Digital-to-Analog (D/A) converters, communication ports, or other types of operators as would occur to those having ordinary skill in the art.

5

10

15

20

25

FIG. 10 illustrates a preferred embodiment of transistor driver 42 (FIG. 5). A Schottky diode D1, a resistor R1, a resistor R2, and a NPN transistor Q1 constitute one embodiment of oscillation controller 52 (FIG. 5). Schottky diode D1 is electrically connected to a node N9 and a node N2. Resistor R1 (e.g., 49.9K ohms) is electrically connected to node N2 and a node N3. Resistor R2 (e.g., 1.00K ohms) is electrically connected to node N2 and a common reference CREF. A base terminal of transistor Q1 is electrically connected to node N3. A collector terminal of transistor Q1 is electrically connected to a node N5. An emitter terminal of transistor Q1 is electrically connected to common reference CREF.

Resistors R4-R8, a capacitor C1, a comparator U1, a resistor R11, and a comparator U2 constitute a multiple output embodiment of voltage oscillator 51 (FIG. 5). Resistor R4 (e.g., 24.9K ohms) is electrically connected to a node N1 and a node N4. Resistor R5 (e.g., 24.9K ohms) is electrically connected to node N4 and common reference CREF. Resistor R6 (e.g., 49.9K ohms) is electrically connected to node N4 and a node N6. Resistor R7 (e.g., 49.9K ohms) is electrically connected to node N5 and node N6. Resistor R8 (e.g., 1.00K ohms) is electrically connected to node N1 and node N6. Resistor R11 (e.g., 1.00K ohms) is electrically connected to node N1 and a node N11.

Capacitor C1 (e.g., 47 Pico farads) is electrically connected to node N5 and common reference CREF. Non-inverting inputs of comparators U1 and U2 are electrically connected to node N4. Inverting inputs of comparators U1 and U2 are electrically connected to node N5. An output of comparator U1 is electrically connected to node N6. An output of comparator U2 is electrically connected to node N11.

A *p*-channel MOSFET Q2, a *n*-channel MOSFET Q3, a resistor R9, a resistor R10, a storage capacitor C5, a Schottky diode D2, a Schottky diode D3, a *p*-channel MOSFET Q4, a *n*-channel MOSFET Q5, a resistor R12, a resistor R13, a storage capacitor C11, schottky diode D4 and a Schottky diode D5 constitute a multi-output embodiment of voltage multiplier 61 (FIG. 5).

5

10

15

20

25

A gate terminal of *p*-channel MOSFET Q2 is electrically connected to node N6. A drain terminal of *p*-channel MOSFET Q2 is electrically connected to resistor R9. A source terminal of *p*-channel MOSFET Q2 is electrically connected to node N1. Resistor R9 (e.g., 10.0 ohms) is also electrically connected to a node N7.

A gate terminal of *n*-channel MOSFET Q3 is electrically connected to node N6. A drain terminal of *n*-channel MOSFET Q3 is electrically connected to resistor R10. A source terminal of *n*-channel MOSFET Q3 is electrically connected to common reference CREF. Resistor R10 (e.g., 10.0 ohms) is also electrically connected to node N7.

Storage capacitor C5 (e.g., 0.1 microfarads) is electrically connected to node N7 and a node N8. Schottky diode D2 is electrically connected to node N1 and node N8. Schottky diode D3 is electrically connected to node N8 and node N9.

A gate terminal of *p*-channel MOSFET Q4 is electrically connected to node N11. A drain terminal of *p*-channel MOSFET Q4 is electrically connected to resistor R12. A source terminal of *p*-channel MOSFET Q4 is electrically connected to node N1. Resistor R12 (e.g., 10.0 ohms) is also electrically connected to a node N12.

A gate terminal of *n*-channel MOSFET Q5 is electrically connected to node N11. A drain terminal of *n*-channel MOSFET Q5 is electrically connected to resistor R13. A source terminal of *n*-channel MOSFET Q5 is electrically connected to common reference CREF. Resistor R13 (e.g., 10.0 ohms) is also electrically connected to node N12.

Storage capacitor C11 (e.g., 0.1 microfarads) is electrically connected to a node N10 and node N12. Schottky diode D4 is electrically connected to node N1 and node N10. Schottky diode D5 is electrically connected to node N10 and node N9.

Additionally, the transistor driver of FIG. 10 further employs bypass capacitors and filtering capacitors. Specifically, a bypass capacitor C2 (e.g., 0.1 microfarads), a bypass capacitor C3 (e.g., 0.1 microfarads), and a bypass capacitor C9 (e.g., 0.1 microfarads) are electrically connected to node N1 and common reference CREF. A filtering capacitor C4 (e.g., 0.1 microfarads) and a filtering capacitor C10 (e.g., 0.1 microfarads) are also electrically connected to node N1 and common reference CREF. A filtering capacitor C6 (e.g., 0.1 microfarads), a filtering capacitor C7 (e.g., 0.1 microfarads), a filtering capacitor C12 (e.g., 0.1 microfarads), and a filtering capacitor C13 (e.g., 0.1 microfarads) are electrically connected to a node N9 and common reference CREF.

The following TABLE 2 illustrates an exemplary operation of the transistor driver illustrated in FIG. 10 based on a high voltage threshold  $V_{HVT}$  that defines a hysteresis boundary between the voltage multiplier mode and the voltage follower mode, and a low voltage threshold  $V_{LVT}$  that defines a hysteresis boundary between a fixed version of the voltage multiplier mode and a varying version of the voltage multiplier mode:

TABLE 2

	Voltage Multiplier Mode		Voltage		
	Fixed Version	Varying Version	Follower Mode		
Uvatovasia	$V_S < V_{HVT}$	$V_S < V_{HVT}$			
Hysteresis Boundary	AND	AND	$V_S > V_{HVT}$		
	$V_{RD} < V_{LVT}$	$V_{RD} > V_{LVT}$			
Transistor	Cutoff	Active	Saturation		
Q1	Region	Region	Region		
T	Cutoff↔Active	Cuttoff↔Active	Cuttoff↔Active		
Transistor	Fixed Frequency Fixed	Varying Frequency	Zero →Frequency		
Q2	Duty Cycle	Varying Duty Cycle	Zero → Duty Cycle		
T	Active↔Cutoff	Active↔Cutoff	Active↔Cutoff		
Transistor Q3	Fixed Frequency Fixed	Varying Frequency	Zero →Frequency		
	Duty Cycle	Varying Duty Cycle	Zero → Duty Cycle		
Storage	Charge↔Discharge	Charge↔Discharge	Charge↔Discharge		
Capacitor	Fixed Frequency Fixed	Varying Frequency	Zero→ Frequency		
C5	Duty Cycle	Varying Duty Cycle	Zero → Duty Cycle		
Tuomainton	Cutoff↔Active	Cuttoff↔Active	Cuttoff↔Active		
Transistor	Fixed Frequency Fixed	Varying Frequency	Zero →Frequency		
Q4	Duty Cycle	Varying Duty Cycle	Zero → Duty Cycle		
Transistor Q5	Active↔Cutoff	Active↔Cutoff	Active↔Cutoff		
	Fixed Frequency Fixed	Varying Frequency	Zero →Frequency		
	Duty Cycle	Varying Duty Cycle	Zero → Duty Cycle		
Storage	Charge↔Discharge	Charge↔Discharge	Charge↔Discharge		
Capacitor	Fixed Frequency Fixed	Varying Frequency	Zero→ Frequency		
C11	Duty Cycle	Varying Duty Cycle	Zero → Duty Cycle		
Regulated		$V_{\rm pp} = (V2)V_{\rm c}$			
Drive	$V_{RD} = (X1)V_S$	$V_{RD} = (X2)V_{S}$ $X2 = f(V_{RD})$	$V_{RD} \rightarrow V_{S}$		
Voltage	X1 > 1	X2 - J(VRD) X2 < X1	$\mathbf{v}_{\mathrm{RD}} \rightarrow \mathbf{v}_{\mathrm{S}}$		
$ m V_{RD}$		Λ2 \ Λ1			

5

Further illustrated in FIG. 10 is a resistor R3 (e.g., 49.9K ohms) electrically connected to node N3 to thereby force transistor Q1 into a saturation region whenever an override voltage V<sub>OR</sub> is applied to resistor R3. This forces the voltage multiplier into the voltage follower mode.

Referring again to FIG. 3, the following TABLE 3 illustrates another exemplary operation of transistor driver 41 based on a low voltage threshold  $V_{LVT}$  and a high voltage threshold  $V_{HVT}$  that define a hysteresis boundary between the voltage multiplier mode and the voltage follower mode.

10

15

20

5

TABLE 3

	Voltage Multiplier Mode	Voltage Follower Mode
Hysteresis Boundary	$V_{ m S} < V_{ m HVT} \ { m AND} \ V_{ m RD} < V_{ m LVT}$	$V_S > V_{HVT}$ OR $V_{RD} > V_{LVT}$
Regulated Drive Voltage V <sub>RD</sub>	$V_{RD} = (X)V_{S}$ X (Fixed or Variable) > 1	$V_{RD} \rightarrow V_{S}$

FIG. 11 illustrates a flowchart 110 representative of a method of operating transistor driver 41 (FIG. 11) in accordance with TABLE 3. During a stage S112, controller 50 (FIG. 3) ascertains whether source voltage  $V_S$  is greater than high voltage threshold  $V_{HVT}$ . If so, then controller 50 proceeds to a stage S114 to set voltage multiplier 60 (FIG. 3) to the voltage follower mode via multiplier control voltage  $V_{MC}$ , and thereafter returns to stage S112.

Otherwise, controller 50 proceeds to a stage S116 to ascertain whether regulated drive voltage  $V_{RD}$  is greater than high voltage threshold  $V_{HVT}$ . If so, then controller 50 proceeds to a stage S118 to set voltage multiplier 60 to the voltage follower mode via multiplier control voltage  $V_{MC}$ , and thereafter returns to stage S112.

Otherwise, controller 50 proceeds to a stage S120 to ascertain whether regulated drive voltage  $V_{RD}$  is less than low voltage threshold  $V_{LVT}$ . If so, then controller 50 proceeds to a stage S122 to set voltage multiplier 60 to the voltage multiplier mode via multiplier control voltage  $V_{MC}$ , and thereafter returns to stage S112. Otherwise, controller 50 immediately returns to stage S112.

5

10

15

20

25

In practice of flowchart 110, the structural configurations of controller 50 and voltage multiplier 60 can employ one or more components for implementing the inventive principles of the present invention. For multiple component configurations, the components can be assembled as a common unit or distributed throughout a working environment of controller 50 and voltage multiplier 60. The component(s) of controller 50 and voltage multiplier 60 may employ digital circuitry, analog circuitry, or both (e.g. an application specific integrated circuit). Also, the component(s) of controller 50 and voltage multiplier 60 may be programmable hardware, a dedicated state machine, or a hybrid combination of programmable and dedicated hardware. Furthermore, to facilitate the implementations of the principals of the present invention, the structural configuration of controller 50 and voltage multiplier 60 can further employ any control clocks, interfaces, signal conditioners, filters, Analog-to-Digital (A/D) converters, Digital-to-Analog (D/A) converters, communication ports, or other types of operators as would occur to those having ordinary skill in the art.

FIG. 12 illustrates a transistor driver 43 as one embodiment of transistor driver 41 (FIG. 3). Transistor driver 43 employs a voltage oscillator 53 and an oscillation controller 54, both of which constitute an embodiment of voltage multiplier controller 50 (FIG. 3). Transistor driver 43 further employs a variable voltage multiplier 62 as an embodiment of voltage multiplier 60.

Controller 54 receives an electrical communication of source voltage  $V_S$  at an input IN13, and an electrical communication of regulated driver voltage  $V_{RD}$  at an input IN14 from an output OUT8 of voltage multiplier 62. At an output OUT7, controller 54 generates an oscillation enable voltage  $V_{OE}$  for enabling or disabling an oscillation of multiplier control voltage  $V_{MC}$  by voltage oscillator 53. Controller 54 electrically communicates oscillation enable voltage  $V_{OE}$  to an input IN12 of voltage oscillator 53, which also receives an electrical communication of source voltage  $V_S$  at an input IN11. At an output OUT6, voltage oscillator 53 generates multiplier control voltage  $V_{MC}$  and electrically communicates multiplier control voltage  $V_{MC}$  to an input IN16 of voltage multiplier 62, which also receives an electrical communication of source voltage  $V_S$  at an input IN15.

5

10

15

20

25

FIG. 13 illustrates a flowchart 130 representative of a method of operating transistor driver 43 in accordance with TABLE 3 as previously described herein. During a stage S132, controller 54 (FIG. 12) ascertains whether source voltage  $V_S$  is greater than high voltage threshold  $V_{HVT}$ . If so, then controller 54 proceeds to a stage S134 to disable an oscillation of multiplier controller voltage  $V_{MC}$  via oscillation enable voltage  $V_{OE}$ , and thereafter returns to stage S132.

Otherwise, controller 54 proceeds to a stage S136 to ascertain whether regulated drive voltage  $V_{RD}$  is greater than high voltage threshold  $V_{HVT}$ . If so, then controller 54 proceeds to a stage S138 to disable an oscillation of multiplier control voltage  $V_{MC}$  via oscillation enable voltage  $V_{OE}$ , and thereafter returns to stage S132.

Otherwise, controller 54 proceeds to a stage S140 to ascertain whether regulated drive voltage  $V_{RD}$  is less than low voltage threshold  $V_{LVT}$ . If so, then controller 54 proceeds to a stage S142 to enable an oscillation of multiplier control voltage  $V_{MC}$  via oscillation enable voltage  $V_{OE}$ , and thereafter returns to stage S132. Otherwise, controller 54 immediately returns to stage S132.

An exemplary implementation of flowchart 130 by transistor driver 43 involving a sequential increase of source voltage  $V_S$  will now be described herein. In this exemplary implementation, low voltage threshold  $V_{LVT}$  equals 13.0 volts and high voltage threshold  $V_{HVT}$  equals 14.0 volts.

FIG. 14 illustrates source voltage  $V_S$  equaling 7.0 volts, and regulated drive voltage  $V_{RD}$  equaling 13.75 volts (i.e., the gain of multiplier 62 is approximately 2.0). In accordance with stage S142, the oscillation of multiplier control voltage  $V_{MC}$  is enabled in view of source voltage  $V_S$  being less than 14.0 volts and regulated drive voltage  $V_{RD}$  being less than 13.0 volts.

FIG. 15 illustrates source voltage  $V_S$  equaling 11.75 volts, and regulated drive voltage  $V_{RD}$  ramping between 13.0 volts and 14.0 volts. In accordance with stages S138 and S142, the oscillation of multiplier control voltage  $V_{MC}$  is cyclically enabled and disabled, respectively, in view of source voltage  $V_S$  being less than 14.0 volts and regulated drive voltage  $V_{RD}$  ramping between 13.0 volts and 14.0 volts.

FIG. 16 illustrates source voltage  $V_S$  equaling 16.00 volts, and regulated drive voltage  $V_{RD}$  equaling 15.85 volts (i.e., the gain of multiplier 62 is approximately 1.0). In accordance with stage S134, the oscillation of multiplier enable voltage  $V_{MC}$  is disabled in view of source voltage  $V_S$  being greater than 14.0 volts.

In practice of flowchart 130, the structural configurations of voltage oscillator 53, controller 54 and voltage multiplier 62 can employ one or more components for implementing the inventive principles of the present invention. For multiple component configurations, the components can be assembled as a common unit or distributed throughout a working environment of voltage oscillator 53, controller 54 and voltage multiplier 62. The component(s) of voltage oscillator 53, controller 54 and voltage multiplier 62 may employ digital circuitry, analog circuitry, or both (e.g. an application specific integrated circuit). Also, the component(s) of voltage oscillator 53, controller 54 and voltage multiplier 62 may be programmable hardware, a dedicated state machine, or a hybrid combination of programmable and dedicated hardware. Furthermore, to facilitate

30

25

5

10

15

20

the implementations of the principals of the present invention, the structural configuration of voltage oscillator 53, controller 54 and voltage multiplier 62 can further employ any control clocks, interfaces, signal conditioners, filters, Analog-to-Digital (A/D) converters, Digital-to-Analog (D/A) converters, communication ports, or other types of operators as would occur to those having ordinary skill in the art.

5

10

15

20

25

FIG. 17 illustrates a preferred embodiment of transistor driver 43 (FIG. 12). A digital signal processor ("DSP") 55 constitutes one embodiment of oscillation controller 54 (FIG. 12). An analog-to-digital converter pin ADC1 of DSP 55 is electrically connected to a node N13. An analog-to-digital converter pin ADC2 of DSP 55 is electrically connected to a node N20. A pulse width modulation ("PWM") pin of DSP 55 is electrically connected to a node N14.

A resistor R14, a resistor R15 and a *n*-channel MOSFET Q6 constitute an embodiment of voltage oscillator 53 (FIG. 12). Resistor R14 (e.g., 10.0K ohms) is electrically connected to node N14 and common reference CREF. Resistor R15 (e.g., 1.00K ohms) is electrically connected to node N13 and a node N15. A gate terminal of *n*-channel MOSFET Q6 is electrically connected to node N14. A drain terminal of *n*-channel MOSFET Q6 is electrically connected to a node N15. A source terminal of *n*-channel MOSFET Q6 is electrically connected to common reference CREF.

A pair of *p*-channel MOSFETs Q7 and Q8, a pair of *n*-channel MOSFETs Q9 and Q10, a resistor R16, a resistor R17, a pair of storage capacitors C15 and C16, and a pair of Schottky diodes D6 and D7 constitute an embodiment of voltage multiplier 62 (FIG. 12).

Gate terminals of *p*-channel MOSFETs Q7 and Q8 are electrically connected to node N15. Drain terminals of *p*-channel MOSFETs Q7 and Q8 are electrically connected to a node N16. Source terminals of *p*-channel MOSFETs Q7 and Q8 are electrically connected to node N13. Resistor R16 (e.g., 10.0 ohms) is electrically connected to node N16 and a node N17.

Gate terminals of *n*-channel MOSFETs Q9 and Q10 are electrically connected to node N15. Drain terminals of *n*-channel MOSFETs Q9 and Q10 are electrically connected to a node N18. Source terminals of *n*-channel MOSFETs Q9 and Q10 are electrically connected to common reference CREF. Resistor R17 (e.g., 10.0 ohms) is electrically connected to node N17 and node N18.

5

10

15

Storage capacitors C15 and C16 (e.g., 0.1 microfarads) are electrically connected to node N17 and a node N19. Schottky diode D6 is electrically connected to node N13 and node N19. Schottky diode D7 is electrically connected to node N19 and node 20.

Additionally, the transistor driver of FIG. 17 further employs filtering capacitors. Specifically, a filtering capacitor C14 (e.g., 0.1 microfarads) is electrically connected to node N13 and common reference CREF. A filtering capacitor C17 (e.g., 0.1 microfarads), a filtering capacitor C18 (e.g., 0.1 microfarads), and a filtering capacitor C19 (e.g., 220 microfarads) are electrically connected to a node N20 and common reference CREF.

The following TABLE 4 illustrates an exemplary operation of transistor driver illustrated in FIG. 17 based on a low voltage threshold  $V_{LVT}$  and a high voltage threshold  $V_{HVT}$  that define a hysteresis boundary between the voltage multiplier mode and the voltage follower mode.

TABLE 4

	Voltage Multiplier Mode	Voltage Follower Mode
Hysteresis Boundary	$V_{ m S} < V_{ m HVT}$ $AND$ $V_{ m RD} < V_{ m LVT}$	$V_{S} > V_{HVT}$ OR $V_{RD} > V_{LVT}$
Transistor Q6	Active Region (Oscillating)	Active Region (Zero Oscillation)
Transistors Q7 and Q8	Cutoff↔Active Fixed/Varying Frequency Fixed/Varying Duty Cycle	Cuttoff↔Active Zero Frequency Zero Duty Cycle
Transistors Q9 and Q10	Active←Cutoff Fixed/Varying Frequency Fixed/Varying Duty Cycle	Active↔Cutoff Zero Frequency Zero Duty Cycle
Storage Capacitors C15 and C16	Charge↔Discharge Fixed/Varying Frequency Fixed/Varying Duty Cycle	Discharged
Regulated Drive Voltage V <sub>RD</sub>	$V_{RD} = (X)V_{S}$ $X > 1$	$V_{RD} \rightarrow V_{S}$

From the description herein of the present invention, those having ordinary skill in the art will appreciate various benefits of the present invention, such as, for example, a regulation of a driver voltage for transistors that does not dangerously exceed a high voltage threshold whenever a transistor driver of the present invention is operating in a voltage multiplier mode.

15

5

While the embodiments of the present invention disclosed herein are presently considered to be preferred, various changes and modifications can be made without departing from the spirit and scope of the invention. The scope of the invention is indicated in the appended claims, and all changes that come within the meaning and range of equivalents are intended to be embraced therein.